Design
schematic:
click on pic for full scale image
PCB layout:
click on pic for full scale image
PCB silkscreen legend:
click on pic for full scale image
specs
- closed loop buffer, not intended to be used inside a feedback loop
- bandwith -3dB at 6MHz
- two JISBOS boards adjusted to idle at 30mA each will flow a total of about 95mA
-
operating points 12V voltages - operating points 15V voltages